Revision f18bf439

b/usrp2/extramfifo/ext_fifo_tb.sh
1 
fuse  -prj ext_fifo_tb.prj  -t work.glbl -t work.ext_fifo_tb -L unisims_ver -L xilinxcorelib_ver -o ext_fifo_tb
1 
#fuse  -prj ext_fifo_tb.prj  -t work.glbl -t work.ext_fifo_tb -L unisims_ver -L xilinxcorelib_ver -o ext_fifo_tb
2 
iverilog -c ext_fifo_tb.cmd -o ext_fifo_tb ext_fifo_tb.v
b/usrp2/extramfifo/ext_fifo_tb.v
84 84
85 85 
   initial
86 86 
     begin
87 
	repeat (20) @(negedge int_clk);
87 
	repeat (5) @(negedge int_clk);
88 
	dst_rdy_i <= 1;
89 

  		




  
  90
  
    
	while (src_rdy_o !== 1)


  		




  
  91
  
    
	  @(negedge int_clk);


  		




  88
  92
  
    
	  


  		




  89
  93
  
    
	// Fall through fifo, first output already valid


  		




  90
  94
  
    
	if (dataout !== ref_dataout)


  		




  91
  
  
    
	  $display("Error: Expected %x, got %x",ref_dataout, dataout);


  		




  
  95
  
    
	  $display("Error: Expected %x, got %x @%d",ref_dataout, dataout, $time);


  		




  
  96
  
    
	ref_dataout <= ref_dataout + src_rdy_o ;


  		




  
  97
  
    
	


  		




  92
  98
  
    
	// Decimate by 16 rate


  		




  93
  99
  
    
	while (ref_dataout < 2000)


  		




  94
  100
  
    
	  begin


  		




  ......




  96
  102
  
    
	     ref_dataout <= ref_dataout + src_rdy_o ;


  		




  97
  103
  
    
	     dst_rdy_i <= src_rdy_o;


  		




  98
  104
  
    
	     if ((dataout !== ref_dataout) && src_rdy_o)


  		




  99
  
  
    
	       $display("Error: Expected %x, got %x",ref_dataout, dataout);


  		




  
  105
  
    
	       $display("Error: Expected %x, got %x @%d",ref_dataout, dataout, $time);


  		




  100
  106
  
    
	     @(negedge int_clk);


  		




  101
  107
  
    
	     dst_rdy_i <= 0;


  		




  102
  108
  
    
	     repeat(14) @(negedge int_clk);


  		




  ......




  108
  114
  
    
	     ref_dataout <= ref_dataout + src_rdy_o ;


  		




  109
  115
  
    
	     dst_rdy_i <= src_rdy_o;


  		




  110
  116
  
    
	     if ((dataout !== ref_dataout) && src_rdy_o)


  		




  111
  
  
    
	       $display("Error: Expected %x, got %x",ref_dataout, dataout);


  		




  
  117
  
    
	       $display("Error: Expected %x, got %x @%d",ref_dataout, dataout, $time);


  		




  112
  118
  
    
	     @(negedge int_clk);


  		




  113
  119
  
    
	     dst_rdy_i <= 0;


  		




  114
  120
  
    
	     repeat(6) @(negedge int_clk);


  		




  ......




  120
  126
  
    
	     ref_dataout <= ref_dataout + src_rdy_o ;


  		




  121
  127
  
    
	     dst_rdy_i <= src_rdy_o;


  		




  122
  128
  
    
	     if ((dataout !== ref_dataout) && src_rdy_o)


  		




  123
  
  
    
	       $display("Error: Expected %x, got %x",ref_dataout, dataout);


  		




  
  129
  
    
	       $display("Error: Expected %x, got %x @%d",ref_dataout, dataout, $time);


  		




  124
  130
  
    
	     @(negedge int_clk);


  		




  125
  131
  
    
	     dst_rdy_i <= 0;


  		




  126
  132
  
    
	     repeat(2) @(negedge int_clk);


  		




  ......




  132
  138
  
    
	     ref_dataout <= ref_dataout + src_rdy_o ;


  		




  133
  139
  
    
	     dst_rdy_i <= src_rdy_o;


  		




  134
  140
  
    
	     if ((dataout !== ref_dataout) && src_rdy_o)


  		




  135
  
  
    
	       $display("Error: Expected %x, got %x",ref_dataout, dataout);


  		




  
  141
  
    
	       $display("Error: Expected %x, got %x @%d",ref_dataout, dataout, $time);


  		




  136
  142
  
    
	     


  		




  137
  143
  
    
	  end // while (ref_dataout < 10000)


  		




  138
  144
  
    
	


  		












Also available in:  Unified diff