Revision b115e4d7 usrp2/top/u1e/u1e.v

b/usrp2/top/u1e/u1e.v
2 2 
//////////////////////////////////////////////////////////////////////////////////
3 3 

  		




  4
  4
  
    
module u1e


  		




  5
  
  
    
  (


  		




  6
  
  
    
   input CLK_FPGA_P, input CLK_FPGA_N,  // Diff


  		




  
  5
  
    
  (input CLK_FPGA_P, input CLK_FPGA_N,  // Diff


  		




  7
  6
  
    
   output [2:0] debug_led, output [31:0] debug, output [1:0] debug_clk,


  		




  8
  7
  
    

  		




  9
  8
  
    
   // GPMC


  		




  10
  
  
    
   input EM_CLK, inout [15:0] EM_D, input [10:1] EM_A,


  		




  11
  
  
    
   input EM_WAIT0, input EM_NCS4, input EM_NWP, input EM_NWE, input EM_NOE, input EM_NADV_ALE


  		




  
  9
  
    
   input EM_CLK, inout [15:0] EM_D, input [10:1] EM_A, input [1:0] EM_NBE,


  		




  
  10
  
    
   input EM_WAIT0, input EM_NCS4, input EM_NCS6, input EM_NWE, input EM_NOE


  		




  12
  11
  
    
   );


  		




  13
  12
  
    

  		




  14
  13
  
    
   // FPGA-specific pins connections


  		




  ......




  17
  16
  
    
   IBUFGDS #(.IOSTANDARD("LVDS_33"), .DIFF_TERM("TRUE")) 


  		




  18
  17
  
    
   clk_fpga_pin (.O(clk_fpga),.I(CLK_FPGA_P),.IB(CLK_FPGA_N));


  		




  19
  18
  
    

  		




  20
  
  
    
   // Debug circuitry


  		




  21
  
  
    
   reg [31:0] 	ctr;


  		




  22
  
  
    
   always @(posedge clk_fpga)


  		




  23
  
  
    
     ctr <= ctr + 1;


  		




  24
  
  
    

  		




  25
  
  
    
   


  		




  26
  
  
    
   assign debug_led = ctr[27:25];


  		




  27
  
  
    
   assign debug_clk = { EM_CLK, clk_fpga };


  		




  28
  
  
    
   assign debug = { { EM_WAIT0, EM_NADV_ALE, EM_NWP, EM_NCS4, EM_NWE, EM_NOE, EM_A[10:1] },


  		




  29
  
  
    
		    { EM_D } };


  		




  30
  
  
    

  		




  31
  
  
    
   wire 	EM_output_enable = (~EM_NOE & ~EM_NCS4);


  		




  32
  
  
    
   wire [15:0] 	EM_D_out;


  		




  33
  
  
    

  		




  34
  
  
    
   assign EM_D = EM_output_enable ? EM_D_out : 16'bz;


  		




  35
  
  
    

  		




  36
  
  
    
   ram_2port #(.DWIDTH(16), .AWIDTH(10)) ram_2port


  		




  37
  
  
    
     (.clka(clk_fpga), .ena(~EM_NCS4), .wea(~EM_NWE), .addra(EM_A), .dia(EM_D), .doa(EM_D_out),


  		




  38
  
  
    
      .clkb(clk_fpga), .enb(0), .web(0), .addrb(0), .dib(0), .dob());


  		




  
  19
  
    
   u1e_core u1e_core(.clk_fpga(clk_fpga), .debug_led(debug_led), .debug(debug), .debug_clk(debug_clk),


  		




  
  20
  
    
		     .EM_CLK(EM_CLK), .EM_D(EM_D), .EM_A(EM_A), .EM_NBE(EM_NBE),


  		




  
  21
  
    
		     .EM_WAIT0(EM_WAIT0), .EM_NCS4(EM_NCS4), .EM_NCS6(EM_NCS6), 


  		




  
  22
  
    
		     .EM_NWE(EM_NWE), .EM_NOE(EM_NOE) );


  		




  39
  23
  
    
   


  		




  40
  
  
    
      


  		




  41
  
  
    
endmodule // u2plus


  		




  
  24
  
    
endmodule // u1e


  		












Also available in:  Unified diff