Revision 7e6a0855 usrp2/vrt/vita_rx_chain.v

b/usrp2/vrt/vita_rx_chain.v
20 20 
  #(parameter BASE=0,
21 21 
    parameter UNIT=0,
22 22 
    parameter FIFOSIZE=10,
23 
    parameter PROT_ENG_FLAGS=1)
23 
    parameter PROT_ENG_FLAGS=1,
24 
    parameter DSP_NUMBER=0)
24 25 
   (input clk, input reset,
25 26 
    input set_stb, input [7:0] set_addr, input [31:0] set_data,
27 
    input set_stb_user, input [7:0] set_addr_user, input [31:0] set_data_user,
26 28 
    input [63:0] vita_time,
27 29 
    input [31:0] sample, input strobe,
28 30 
    output [35:0] rx_data_o, output rx_src_rdy_o, input rx_dst_rdy_i,
......
72 74 
      .data_i(rx_data_int), .src_rdy_i(rx_src_rdy_int), .dst_rdy_o(rx_dst_rdy_int),
73 75 
      .data_o(rx_data_int2), .src_rdy_o(rx_src_rdy_int2), .dst_rdy_i(rx_dst_rdy_int2));
74 76 

  		




  75
  
  
    
   dspengine_16to8 #(.BASE(BASE+9), .BUF_SIZE(FIFOSIZE)) dspengine_16to8


  		




  76
  
  
    
     (.clk(clk),.reset(reset),.clear(clear),


  		




  77
  
  
    
      .set_stb(set_stb), .set_addr(set_addr), .set_data(set_data),


  		




  
  77
  
    
   custom_engine_rx #(.DSPNO(DSP_NUMBER), .MAIN_SETTINGS_BASE(BASE+9), .BUF_SIZE(FIFOSIZE)) dspengine_rx


  		




  
  78
  
    
     (.clock(clk),.reset(reset),.clear(clear),


  		




  
  79
  
    
      .set_stb_main(set_stb), .set_addr_main(set_addr), .set_data_main(set_data),


  		




  
  80
  
    
      .set_stb_user(set_stb_user), .set_addr_user(set_addr_user), .set_data_user(set_data_user),


  		




  78
  81
  
    
      .access_we(access_we), .access_stb(access_stb), .access_ok(access_ok), .access_done(access_done), 


  		




  79
  82
  
    
      .access_skip_read(access_skip_read), .access_adr(access_adr), .access_len(access_len), 


  		




  80
  83
  
    
      .access_dat_i(buf_to_dsp), .access_dat_o(dsp_to_buf));


  		












Also available in:  Unified diff